

This document is an author-formatted work. The definitive version for citation appears as:

H. A. Bahr and R. F. DeMara, "OTBSAF Scalability on Pentium III/4 and Athlon 64/XP3000 Architectures," *MSIAC Modeling and Simulation Journal*, Vol. 6., No. 2, December, 2004, pp. 1 – 5.

---

## OTBSAF Scalability on Pentium III/4 and Athlon 64/XP3000 Architectures

**Hubert A. Bahr, Ph.D., P. E.**  
Department of Elec. & Comp. Engr.  
University of Central Florida  
Orlando, FL 32816-2450  
[hab@hbahr.org](mailto:hab@hbahr.org)

**Ronald F. DeMara, Ph.D., P.E.**  
Department of Elec. & Comp. Engr.  
University of Central Florida  
Orlando, FL 32816-2450  
[demara@mail.ucf.edu](mailto:demara@mail.ucf.edu)

### Abstract

Effective use of embedded simulation requires assessment of critical tradeoffs between processing power and simulation scope/fidelity. This paper addresses that concern by providing recent benchmarking results of entity scaling capabilities for the One Semi-Automated Forces Testbed distributed simulation environment on currently available processor architectures. Results indicate that processors which are now available in laptop computers have sufficient capability to simulate the quantity of entities required for Battalion-sized force-on-force training exercises.

### 1. Introduction

*Embedded Simulation* [Abate 1999] capabilities can be incorporated into modern combat vehicles to enhance crew performance by using simulation to train, plan, and rehearse within the combat platform. Rather than developing a completely new set of applications to implement these capabilities, a preferred approach is to reuse the same application code within stationary vehicles in the motor pool, vehicles enroute to the combat destination, or vehicles on the move in a training exercise. *One Semi-Automated Forces Testbed (OTBSAF)* [SAIC 2001A] is one such simulation application being adapted for embedding training. Hence, OTBSAF has been selected here as the benchmarking environment to evaluate various personal-computer-class processors for potential use in Embedded Simulation.

### 2. OTBSAF as a Prototyping Testbed and Simulation Framework

OTBSAF is a large-scale constructive simulation system developed to portray elements down to the individual platform or entity level [SAIC 2001A]. Although it is a *constructive simulation*, it provides both logical and real-time clocks so it can be used for real-time interactive simulation to portray additional elements in an exercise beyond those represented by manned simulators. For communicating with manned simulators, it uses the *DIS protocol* [SAIC 2001B]. Each entity is simulated by instantiating the appropriate model for that entity. Initially, each entity assumes the default values for each parameter that can be modified by the *SAF operator*. Below we describe the OTBSAF distribution to explain its operation and application as a scalability testbed.

OTBSAF version 1.0 [SAIC 2001A] is distributed with over 5,000 pages of documentation describing 636 libraries and 5 applications. The libraries have over 1 million lines of executable code with 80% written in the C-language and the majority of the balance in *Finite State Machine (FSMs)*. The FSM [SAIC 2001B] code generator is an AWK script that translates the FSM source files into corresponding C-language constructs.

*Semi Automated Forces (SAF)* a simulation system that can provide operator-controlled semi-automated entities that can maneuver on the simulated battlefield similar to a manned simulator. The goal of OTBSAF is to replicate the outward behavior of simulated units and their component vehicle and weapon systems to a level of realism sufficient for training and combat development [SAIC 2001C]. Utilization of OTBSAF takes advantage of a large range of domain knowledge to model all simulated systems, implementation knowledge including networking, and user interfaces, available from the various organizations that use and adapt the SAF to their needs.

### 3. OTBSAF Scalability on Modern Processor Architectures

The question of how much processing power is required to execute a training exercise has existed since the introduction of OTBSAF and its predecessors. One such study for the *Modular Semi-Automated Forces (ModSAF)* platform Version 3.0 was conducted in 1998 by Roberts et al [Roberts 1998]. These results for ModSAF scalability study are summarized in Table 1. This study was based on a 16-node Silicon Graphics Origin 2000 computer where separate SAFsims were invoked on each processor for the number of processors shown from a minimum of 1 processor to a maximum of 15 processors.

Table 1: ModSAF 3.0 Benchmark Results [Roberts 1998]

Number of SAFsims (Processors)	Total Entities Modeled by all SAFsims	Average Entities Per Processor
1	160	160
2	264	132
4	384	96
8	640	80
15	720	48

These results were obtained by executing the intrinsic entity measurement benchmark in ModSAF via the “-benchmark” option. All the CPUs used in this study were identical within the Origin 2000 machine. Roberts attributed the major source of this nonlinear scaling behavior to the situation that each processor had to dedicate more and more processing time to the increased number of *Protocol Data Units (PDUs)* exchanged between *SAF simulators (SAFsims)* as more processors are added to the distributed simulation.

To update similar results for modern processor architectures now being considered for Embedded Simulation, a similar set of tests using the OTBSAF “-benchmark” option were conducted. This execution option allows one to specify the number of platoons to use in the benchmark, which thus increments the number of vehicle entities by four for each platoon. A heterogeneous system with three computers was used. Host “bahrd” was a Dell Inspiron 8000 laptop using a Pentium III processor running at 1 Ghz. It

Table 2: OTBSAF Benchmark Results - Part I

Host Machine	Number of Processors		
	1	2	3
Bahrd	180	0	100
Bahr2	256	188	168
Bahr3	280	200	176
Total vehicles	280	388	444
Incremental		108	56

utilized 0.5 Gbytes memory and was running the Linux 2.4.20 kernel. Host “bahr2” was a generic desktop using an Athlon 2400+ processor with 0.75 Gbytes memory running the Linux 2.4.22 kernel. Host “bahr3” was another generic desktop using an Athlon 2600+ processor with 2.0 Gbytes memory running the Linux 2.6.7 kernel.

Table 2 lists the results obtained for these benchmarks. The test was conducted by iteratively changing the entity quantity values until the threshold between `pass` and `fail` was discovered. The entries in Table 2 reflect these results, where the first column identifies the computers by their host-name and the second column shows the maximum number of vehicles for each computer was operated separately. The third column reflects the results of taking two computers at a time, and likewise the fourth column represents taking all three computers at the same time. The “Total Vehicles” row reflects the maximum number of vehicles that could be generated by the respective number of computers. The “Incremental” row reflects the number of vehicles that were added to the exercise with the addition of another processor. These results again reflect similar nonlinear scaling behavior that was encountered in Roberts’ earlier report.

There are number of techniques to address scalability issues. For instance, the final report of the Synthetic Theater of War experiment conducted in 1994 [Tiernan 1995], identified similar problems with scalability, reporting the maximum number of entities on

a common network occurred with 10 computers. They overcame the scaling problems by isolating portions of the network and only sharing the necessary PDUs between the different network segments. Other reported solutions reported making changes to the OTBSAF/ModSAF architecture using for example only one copy of the PO database in a shared memory common to all processors.

Nonetheless, one item to note from Table 2 is that the faster processor continued to support more entities, implying that increased throughput can contribute to the scalability of entities that can be simulated. Another item discovered in the experiments is that the speed of the LAN between the computers did not impact the results, as both a 1 Gbit/sec and a 100Mbit/sec LAN were evaluated using “Bahr2” and “Bahr3”. The laptop was restricted to a 54 Mbit wireless link. At least at this level of entity counts, the current LAN technology was not a limiting factor.

Table 3: OTBSAF Benchmark Results - Part II

Host Machine	Number of Processors		
	1	2	3
Redscull	268	0	148
Bob	412	276	244
Rednight	412	280	256
Total Vehicles	412	556	648
Incremental		144	92

To update the current state of the art even further, we had the opportunity to test a cluster of gaming machines. Two of these machines were based on AMD 64 Processor, an XP3000+ model, and a Pentium-4 Processor. All three of these machines had a 1 Gigabyte of main memory, and ran at a 2 GHz clock speed. Table 3 provides the results of this benchmarking effort. Clearly, the two AMD 64 machines identified as Bob and Rednight were faster than the Pentium, however the Pentium fell midway between the 2 Athlon Processors although their model numbers indicated they would be faster in a standard office benchmark. The two AMD 64 machines actually did perform more than 1.5 times faster as proposed by their 3000+ model number.

#### 4. Conclusion

Modern microprocessor architectures have the capability to simulate 400 or more entities with acceptable fidelity for embedded training exercises. This simulation capacity coupled with the prioritized execution strategy introduced in [Bahr 2004B] provides sufficient capabilities to interact with all entities in the platform’s field-of-view and monitor those likely to enter its field of view in OTBSAF. However, it was seen repeatedly that the number of entities feasible to simulate scales sub-linearly in terms of the number of processors utilized. Nonetheless, the required processing power is currently available in notebook computers which is sufficient for embedded simulation applications, thus enabling new dimensions of portability for the M&S community.

## Bibliography

- [Abate 1999] C. Abate, H. Bahr, "Embedded Simulation," *Armor Magazine*, June-July, 1999.
- [SAIC 2001A] SAIC, OTBSaf Ver 1.0 Version Description Document, 2001
- [SAIC 2001B] SAIC, OTBSaf Ver 1.0 Programmer's Reference Manual, 2001
- [SAIC 2001C] SAIC, OTBSaf Ver 1.0 Software Architecture Design and Overview Document, 2001
- [Roberts 1998] M.D. Roberts, J. McCutcheon, J.W. Willcox, J.G. Steele, "A Comparison of ModSAF and Enhanced ModSAF Scalability," in DOD HPC Modernization Program UGC Proceedings, June 1998.
- [Tiernan 1995] T.R. Tiernan, "Synthetic Theater of War - Europe (STOW-E)," Final Report TR 1700, RDT&E Division, Naval Command, Control & Ocean Surveillance Center, San Diego, CA, 1995.
- [Bahr 2004B] H. A. Bahr, *Data Bandwidth Reduction Techniques for Embedded Simulation using Concurrent Behavior Models*, Ph.D. Dissertation, Department of Electrical and Computer Engineering, University of Central Florida, Orlando, Florida, December, 2004.

## About the Authors

**Hubert A. Bahr** is a Decorated Vietnam Veteran with 30 years of Federal Service. He received his B.S. degree in engineering from the University of Oklahoma in 1972, his Masters Degree in computer engineering from the University of Central Florida in 1994 and the Ph.D. in computer engineering from the University of Central Florida in 2004.

He spent 18 years involved with instrumented Force on Force Ranges and Five Years as the Principal Investigator for the Inter-Vehicle Embedded Simulation Technology Science and Technology Objective for STRICOM. His research interests are in the areas of parallel processing, artificial intelligence, computer architecture and embedded computing. He is currently between careers after retiring from Federal Service and completing his education.

**Ronald F. DeMara** received the B.S. degree in electrical engineering from Lehigh University in 1987, the M.S. degree in Electrical engineering from the University of Maryland, College Park, in 1989, and the Ph.D. Degree in computer engineering from the University of Southern California in 1992.

Since 1993, he has been a full-time faculty at the University of Central Florida in the Department of Electrical and Computer Engineering. He has published over 70 articles, completed 26 students with thesis or dissertation, was Principal or Co-Principal Investigator of over \$3.5M in funded research from sponsors including the National Science Foundation, National Security Agency, NASA, and U.S. Army and Navy, and has served as Associate Chair and Program Coordinator. He is a member of ACM, Senior Member of IEEE, and Associate Editor of the *Journal of Circuits, Systems, and Computers*, and on the Editorial Board of *Microprocessors and Microsystems*.