

Ramtin Zand

2550 N Alafaya Trail

Orlando, FL, 32826

+1-(407) 325 0052

✉ ramtinmz[at]knights.ucf.edu

🌐 <http://cal.ucf.edu/zand.html>

🌐 <https://www.linkedin.com/in/ramtinzand>

Education

- 2014 – Present **PhD**, *Computer Engineering*, EECS Department, University of Central Florida, Orlando, FL.
Advisor: Dr. Ronald F. DeMara
- **Thesis Title:** Pinpoint Vertical Integration of Spintronic Devices for Reconfigurable Resiliency.
 - **Coursework:** Fabrication of Solid-State Devices, Special Topics in Emerging Computing Architectures, Neuromorphic Computing Architecture, Advanced Topics in Microelectronics, Current Topics in Parallel Processing, Complex Adaptive Systems, and CMOS Analog and Digital Circuits.
- 2010 – 2012 **MSc**, *Digital Electronics Engineering*, EE Department, Sharif University of Technology, Iran.
- **Thesis Title:** FPGA Implementation of a Robust Fuzzy Logic Controller for a Quadruped Robot using Human Knowledge of Walking.
 - **Coursework:** VLSI Design, Advanced Microprocessors, Advanced Computer Architectures, Digital Signal Processors, Digital Signal Processing, and Advanced Programming.
- 2005 – 2010 **BSc**, *Electrical Engineering*, College of Engineering, Imam Khomeini International University, Iran.
- **Thesis Title:** Optimization of the Short-Term Electricity Price Forecasting Using Neural Networks and Evolutionary Algorithms.
 - **Coursework:** Circuits and Electronics, Digital Integrated Circuits, Electromagnetics, Signals and Systems, and Communication Circuits.

Research Interests

- Emerging Nanoscale Computing Architectures
- Spintronic Reconfigurable Fabrics
- Energy and Reliability-Aware VLSI circuits
- Heterogeneous Technology Fabrics
- Beyond-CMOS Technologies

Research Experience

- 2014 - Present **Graduate Research Assistant**, "COMPUTER ARCHITECTURE LAB (CAL)", Electrical Engineering and Computer Science Department, University of Central Florida, Orlando, Florida, USA.
- Conducted Research: Realizing the cooperating strength of charge-based and spin-based devices to design a heterogeneous technology reconfigurable fabric.
- 2010-2012 **Graduate Research Assistant**, "ARTIFICIAL CREATURES LAB.", Electrical Engineering Department, Sharif University of Technology, Tehran, Iran.
- Conducted Research: Extracting the human knowledge of walking and utilizing it to design a robust controller for a quadruped robot using fuzzy logic.

Work Experience

- 2011-2013 **Senior Hardware Designer**, "MECHATRONIC RESEARCH LABORATORY (MRL)", Qazvin Azad University, Qazvin, Iran.
- Parax hybrid vehicle: Design, verification, and implementation of an Engine Control Unit (ECU) on Cyclone II FPGA.
 - Small size soccer robot: Design, verification, and implementation of a control and activity log system on Cyclone II FPGA.
 - Humanoid soccer robot: Design, verification, and implementation of a real time object tracking system.

2007-2012 **R&D Engineer**, Noafarin-Sepehr Research and Manufacturing Company, Karaj, Iran.

- Responsibilities: Providing technical support for clinical and diagnostics laboratory robotic systems including Tissue Processors, Slide Stainers, and Biochemistry Analyzers.

Publications

- **R. Zand**, A. Roohi, and R. F. DeMara, "ENERGY-EFFICIENT AND PROCESS VARIATION-RESILIENT WRITE CIRCUIT SCHEMES FOR SPIN HALL EFFECT-MRAM," *IEEE Transactions on VLSI*, 2017.
- **R. Zand**, A. Roohi, D. Fan, and R. F. DeMara, "ENERGY-EFFICIENT NONVOLATILE RECONFIGURABLE LOGIC USING SPIN HALL EFFECT-BASED LOOKUP TABLES," *IEEE Transactions on Nanotechnology*, 2017.
- R. S. Oreifej, R. Al-haddad, **R. Zand**, R. A. Ashraf, and R. F. DeMara, "SURVIVABILITY MODELING AND RESOURCE PLANNING FOR SELF-REPAIRING RECONFIGURABLE DEVICE FABRICS," *IEEE Transactions on Cybernetics*, 2017.
- A. Roohi, **R. Zand**, D. Fan, and R. F. DeMara, "VOLTAGE-BASED CONCATENATABLE FULL ADDER USING SPIN HALL EFFECT SWITCHING," *IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems*, 2017.
- M. Krishna, A. Roohi, **R. Zand**, and R. F. DeMara, "HETEROGENEOUS ENERGY-SPARING RECONFIGURABLE LOGIC:SPIN-BASED STORAGE AND CNFET-BASED MULTIPLEXING," *IET Circuits, Devices and Systems*, 2017.
- A. Roohi, **R. Zand**, R. Ewetz, and R. F. DeMara, "AN EVOLUTIONARY OPTIMIZATION APPROACH TO IMPLEMENT LOGIC-IN-MEMORY ARCHITECTURE USING SPINTRONIC DEVICES," *ICCAD*, 2017, *under review*.
- **R. Zand**, A. Roohi, S. Salehi, and R. F. DeMara, "SCALABLE ADAPTIVE SPINTRONIC RECONFIGURABLE LOGIC USING AREA-MATCHED MTJ DESIGN," *IEEE Transactions on Circuits and Systems II*, 2016.
- A. Roohi, **R. Zand**, and R. F. DeMara, "A TUNABLE MAJORITY GATE BASED FULL ADDER USING CURRENT-INDUCED DOMAIN WALL NANOMAGNETS," *IEEE Transactions on Magnetics*, 2016.
- A. Roohi, **R. Zand**, and R. F. DeMara, "A PARITY PRESERVING REVERSIBLE QCA GATE WITH SELF-CHECKING CASCADABLE RESILIENCY," *IEEE Transactions on Emerging Topics in Computing*, 2016.
- R. Al-haddad, R. S. Oreifej, **R. Zand**, A. Ejnoui, and R. F. DeMara, "ADAPTIVE MITIGATION OF RADIATION-INDUCED ERRORS AND TDDDB IN RECONFIGURABLE LOGIC FABRICS," *EEE North Atlantic Test Workshop (NATW)*, 2015.
- R. A. Ashraf, A. Al-Zahrani, N. Khoshavi, **R. Zand**, S. Salehi, A. Roohi, M. Lin, and R. F. DeMara, "REACTIVE REJUVENATION OF CMOS LOGIC PATHS USING SELF-ACTIVATING VOLTAGE DOMAINS," *IEEE International Symposium on Circuits and Systems (ISCAS)*, Lisbon, Portugal, 24-27 May, 2015.
- **R. Zand**, S.B. Shouraki, "DESIGNING A FUZZY LOGIC CONTROLLER FOR A QUADRUPED ROBOT USING HUMAN EXPERTISE EXTRACTION," *21st Iranian Conference on Electrical Engineering*, 2013.

Professional Services

IEEE Transactions on Circuits and Systems II, Reviewer.

IEEE Transactions on Emerging Topics in Computing, Reviewer.

IEEE Computer Society Annual Symposium on VLSI (ISVLSI-2016 & 2017), Sub-Reviewer.

Spring 2017 **NSF-SRC Energy-Efficient Computing: from Devices to Architectures(E2CDA) Collaborative Proposal**, Leading the UCF student contributions to prepare the proposal titled "Probabilistic Spin Logic for Low-Energy Boolean and Non-Boolean Computing".

Fall 2016 **NSF Software and Hardware Foundations (SHF-medium) collaborative Proposal**, Leading the UCF student contributions to prepare the proposal titled "Ultra-Low Energy Computing using Magnetoelectric-based Concatenable Switching Elements".

Fall 2016 **NSF Software and Hardware Foundations (SHF-small) collaborative Proposal**, Leading the UCF student contributions to prepare the proposal titled "Elastic Intermittent Computation for Energy Harvesting Powered Devices".

- Spring 2016 **Air Force Research Laboratory White Paper**, Leading the student contributions to prepare the white paper titled "Pinpoint Vertical Integration of Spintronic Devices for Run-time Adaptive Resiliency".
- Spring 2016 **NSF-SRC Energy-Efficient Computing: from Devices to Architectures(E2CDA) Collaborative Proposal**, Leading the UCF student contributions to prepare the proposal titled "Belief Networks with Voltage Controlled Switches".
- Fall 2015 **NSF Software and Hardware Foundations (SHF) Proposal**, Leading the student contributions to prepare the proposal titled "Heterogeneous Technology Fabrics for Next Generation Reconfigurable Computing".

Honors and Awards

- 2016 **Ph.D. Forum at DAC Scholarship**, with acceptance rate around 30%.
- 2016 **Invited talk at UCF Graduate Student Symposium**, Title: Scalable Spintronic Reconfigurable Logic for Next Generation Reconfigurable Computing.
- 2013 **Robocup World Championship**, 3rd place in Small Size League as a member of MRL team.

Selected Academic Projects

Ph.D.

- 2016-present **Spin-based ASIC design for adaptive resiliency and energy-harvesting applications.**
- Develop a spin-based majority logic synthesis and optimization tool using Genetic Algorithm in Python.
 - Develop a spin-based gate library containing the complete set of Boolean functions.
- 2016 **Microelectronic Fabrication.**
- Seminar on Fundamentals of Magnetic Tunnel Junctions and their fabrication process.
 - Fabrication of 200um and 400um MOS transistors using photolithography and single diffusion process.
 - Fabrication of BJT transistors and diodes using photolithography and double diffusion process.
- 2015-2016 **Modeling the behavior of Magnetic Tunnel Junctions (MTJs).**
- Verilog-A model of 2-terminal and 3-terminal Magnetic Random Access Memories (MRAMs).
 - Matlab model of Spin Hall Effect(SHE) assisted Spin Transfer Torque (STT) switching approach.
- 2014-2016 **Spin-based Circuit Design.**
- 6-input fracturable SHE-MRAM based Lookup Table (LUT) circuit.
 - 8-input Adaptive STT-MRAM based Lookup Table (LUT) circuit.
 - Voltage-controlled Concatenable SHE-MRAM based 1-bit Full-Adder(FA) circuit.
 - Current-mode Tunable Domain Wall Nanomagnet based 1-bit Full-Adder(FA) circuit.

M.Sc.

- **Digital ASIC Design:** Design and Verification of USB 2.0 Protocol Layer using Verilog HDL.
- **FPGA Design:** Design and Verification of 5-stage pipelined MIPS processor including scoreboarding and dynamic branch prediction.
- **FPGA Design:** Design and Verification of a floating Point ALU using Verilog HDL.

Technical Skills

- **Hardware Description and behavioral Languages:** Verilog, Verilog-A.
- **Scripting Languages:** Matlab, Python.
- **Programming Languages:** C, Assembly.
- **Design and Verification Tools:** HSPICE, Synopsys Design Compiler, Cadence Virtuoso, Xilinx-ISE, Quartus, ModelSim.
- **Parallel Programming:** MPI, Pthread, CUDA.
- **Operating Systems:** Windows, Linux.