

ALLNODE Barrier Synchronization Network

Howard T. Olnowich

IBM Corporation, Endicott, NY

Abstract

This paper presents a proposed hardware solution using an existing multi-stage switching network for synchronizing N multiple processors at predetermined programmable barriers. The technique permits all N processors to access the network simultaneously and to perform synchronization in parallel using only several network cycles. The synchronization requires no additional network facilities, and consumes usually less than 5% of the bandwidth when merged onto the same multi-stage network that handles normal message traffic. The approach permits up to 2048 barriers, but can be expanded. The network is based on the Allnode Switch and Network concepts [1], a circuit-switching implementation that permits a special barrier synchronization mode where all N processors are simultaneously attached to the network and can interact as if they were attached to a multi-drop bus.

References

- [1] U.S. Ser. No. 071677,543, "Allnode Switch – An Undocked, Unbuffered, Asynchronous, Switch" by Robert F. Lusch et al, March 29, 1991, IBM Corp. 'Allnode' is an IBM Trademark.
- [2] R. F. DeMara, and B. Motlagh, "Barrier Synchronization Techniques" in *Parallel Processing Symposium, 1994. Proceedings., Eighth International*, vol., no., pp.597-603, 26-29 Apr 1994
- [3] "Efficient Barriers for Shared Memory Computers" by D. Grunwald et al. CU-CS 703-94, Univ. of Colorado, Boulder, Co., January, 1994.
- [4] "Comparing Barrier Algorithms" by H. Jordan et al, *Parallel Computing* 12 (1989), pp. 157-170.
- [5] "Combining Benefits of Synchronous and Asynchronous Communication Styles" by L. Kale et al, 8th International Parallel Processing Symposium Proceedings, IEEE Computer Society Press, April 26-29, 1994, pp. 590-596.
- [6] "High Performance Computer Architecture - Second Edition" by Harold Stone, Addison-Wesley Publishing Co., Reading, MA, pp. 361-377.
- [7] "Algebraic and Topological Properties of Connecting Networks" by V.E. Benes, March, 1962, Bell System Technical Journal, vol. 41.
- [8] "A Study of Non-blocking Switching Networks" by C. Clos, March, 1953, Bell System Technical Journal, Vol. 32, pp406 – 424.
- [9] "IBM Hardware Technical Reference for the Microchannel Architecture", IBM Publication SA23-2647-00, Mechanicsburg, PA.