# Computer Architecture Lab's Book Citings through 2017: Group One

Arman Roohi, Webmaster Computer Architecture Lab University of Central Florida Orlando, Florida 32816-2362 E-mail: aroohi@knights.ucf.edu

*Abstract* — Citations in books are summarized. The citing book is listed and the cited articles are noted. These are compiled and thus indexed for rapid identification within both printed and electronically-formatted books. By checking each of the entries, the hyperlink may be followed to view the book and cited articles. Only books which are not proceedings volumes have been included.

Keywords — Citing article, Citation index, Cited articles, Book citations.

# **1.0 Introduction**

In this paper, the primary focus is to identify book citations for rapid retrieval. The paper provides a concise list of them that would not otherwise be available in a single document. Sources listed were obtained via web search and then filtered as indicated below. Searches included "R.F. DeMara" and "DeMara, R" as well as "R DeMara" which were then inspected manually for matching content.

### 2.0 Book Citings as Indexed within Google Books

The book: Vega, Augusto, Pradip Bose, and Alper Buyuktosunoglu. Rugged Embedded Systems: Computing in Harsh Environments. Morgan Kaufmann, 2016, cited [1-10] within Chapter 4.

The book: Vega, Augusto, Pradip Bose, and Alper Buyuktosunoglu. Rugged Embedded Systems: Computing in Harsh Environments. Morgan Kaufmann, 2016, cited [11] within Chapter 5.

The book: Lerman, Gil, and Larry Rudolph. Parallel Evolution of Parallel Processors. Springer Science & Business Media, 2013, cited [12], [13] on page 127.

The book: Battezzati, Niccolò, Luca Sterpone, and Massimo Violante. Reconfigurable field programmable gate arrays for mission-critical applications. Springer Science & Business Media, 2010, cited [14] on page 174.

The book: Smith, Scott C., and Jia Di. "Designing asynchronous circuits using NULL convention logic (NCL)." Synthesis Lectures on Digital Circuits and Systems 4.1 (2009), cited [15] on page 55.

The book: Fant, Karl M. Logically determined design: clockless system design with NULL convention logic. John Wiley & Sons, 2005, cited [16] on page 286 and [17]-[18] on page 287.

The book: Nagao, Katashi. Digital content annotation and transcoding. Artech House, 2003, cited [19] on page 206.

The book: Haas, Z., et al. "Wiley Encyclopedia of Telecommunications." (2002), cited [20] on page 21.

The book: Jahankhani, Hamid. Handbook of electronic security and digital forensics. World Scientific, 2010, cited [21] on page 693.

The book Zhang, Ming, ed. Artificial higher order neural networks for economics and business. IGI Global, 2008, cited [22] on page 89.

The book Bader, Michael. Space-filling curves: an introduction with applications in scientific computing. Vol. 9. Springer Science & Business Media, 2012, cited [23] on page 260.

The book Krishnan, G. Sai Sundara, et al. "Computational Intelligence, Cyber Security and Computational Models." (2014), cited [24]-[30] on page 164.

The book Uma Shanker Tiwary and Tanveer J. Siddiqui, Speech, Image, and Language Processing for Human Computer Interaction: Multi-Modal Advancements, cited [31] on page 146.

The book Yannacopoulos, Denis, ed. Evaluating Websites and Web Services: Interdisciplinary Perspectives on User Satisfaction: Interdisciplinary Perspectives on User Satisfaction. IGI Global, 2014, cited [32] on page 38.

The book Molecular Engineering of Nanosystems, cited [33] on page 222.

The book Geller, James, Hiroaki Kitano, and Christian B. Suttner, eds. Parallel Processing for Artificial Intelligence 3. Vol. 20. Newnes, 1997, cited [34] on page 342.

The book Steven K. Rogers, Applications and Science of Artificial Neural Networks, Volume 3, cited [35] as reference 678.

# **3.0 Conclusion**

Based on the citations above, it is possible to rapidly locate the articles by google scholar search using the stated booked titles. Citations appear on the pages as mentioned. The cited articles are listed as indicated.

# References

[1] R. F. DeMara, K. Zhang, and C. A. Sharma "Autonomic Fault-Handling and Refurbishment Using Throughput-Driven Assessment," *Applied Soft Computing*, Volume 11, Issue 2, March 2011, pp. 1588 – 1599.

[2] N. Imran, J. Lee, and R. F. DeMara, "Fault Demotion Using Reconfigurable Slack (FaDReS)," *IEEE Transactions on VLSI* Systems, vol. 21, no. 7, pp. 1364–1368, July 2013. DOI: 10.1109/TVLSI.2012.2206836

[3] N. Imran, R. F. DeMara, J. Lee, and J. Huang, "Self-Adapting Resource Escalation for Resilient Signal Processing Architectures," *Journal of Signal Processing Systems*, Volume 77, Issue 3, pp. 257 – 280, July 2013. DOI: 10.1007/s11265-013-0811-x

[4] N. Imran, R. Ashraf, and R. F. DeMara, "Evaluating Quality and Resilience of an Embedded Video Encoder against a Continuum of Energy Consumption," invited submission to 2014 Workshop on Suite of Embedded Applications and Kernels, San Francisco, California, USA, June 1, 2014.

[5] N. Imran, R. Ashraf, and R. F. DeMara, "On-demand Fault Scrubbing Using Adaptive Modular Redundancy," in *Proceedings of the International Conference on Engineering of Reconfigurable Systems and Algorithms*, Las Vegas, Nevada, USA, July 22 – 25, 2013.

[6] N. Imran, R. Ashraf, and R. F. DeMara, "On-demand Fault Scrubbing Using Adaptive Modular Redundancy," in *Proceedings of the International Conference on Engineering of Reconfigurable Systems and Algorithms*, Las Vegas, Nevada, USA, July 22 – 25, 2013.

[7] R. F. DeMara and K. Zhang, "Autonomous FPGA Fault Handling through Competitive Runtime Reconfiguration," in *Proceedings of the NASA/DoD Conference on Evolvable Hardware*, pp. 109–116, Washington D.C., U.S.A., June 29 – July 1, 2005.

[8] R. Al-Haddad, R. Oreifej, R. A. Ashraf, and R. F. DeMara, "Sustainable Modular Adaptive Redundancy Technique Emphasizing Partial Reconfiguration for Reduced Power Consumption," *International Journal of Reconfigurable Computing*, Article ID 430808, June, 2011, pp 1 – 25, 2011.

[9] R. S. Oreifej, R. N. Al-Haddad, H. Tan, R. F. DeMara, "Layered Approach To Intrinsic Evolvable Hardware Using Direct Bitstream Manipulation Of Virtex II Pro Device," in *Proceedings of the 17th International Conference On Field Programmable Logic And Applications*, Amsterdam, Netherlands, August 27 – 29, 2007.

[10] N. Imran and R. F. DeMara, "Distance-Ranked Fault Identification of Reconfigurable Hardware Bitstreams via Functional Input," *International Journal of Reconfigurable Computing*, vol. 2014, pp. 1 – 21, March 2014. DOI: 10.1155/2014/279673

[11] R. A. Ashraf, R. Gioiosa, G. Kester, C. Cher, P. Bose, and R. F. DeMara, "Understanding the Propagation of Transient Errors in HPC Applications," in *Proceedings of the International Conference for High Performance Computing, Networking, Storage and Analysis*, Article 72, 12 pages, Austin, TX, USA, November 15 – 20, 2015.

[12] R. F. DeMara and D. I. Moldovan, "The SNAP-1 Parallel AI Prototype," in *Proceedings of the Eighteenth Annual International Symposium on Computer Architecture*, pp. 2 – 11, Toronto, Ontario, Canada, May 27 – 30, 1991.

[13] R. F. DeMara and D. I. Moldovan, "Design of a Clustered Multiprocessor for Real-time Natural Language Understanding," in *Proceedings of the Fifth International Parallel Processing Symposium*, pp. 270–277, Anaheim, California, U.S.A., April 30–May 2, 1991.

[14] H. Tan and R. F. DeMara, "A Multi-layer FPGA Framework Supporting Autonomous Partial Runtime Reconfiguration," *IEEE Transactions on VLSI Systems*, Vol. 16, No. 5, May, 2008, pp. 504 – 516.

[15] S. C. Smith, R. F. DeMara, J. S. Yuan, M. Hagedorn, and D. Ferguson, "Delay-Insensitive Gate-level Pipelining," *Integration, The VLSI Journal*, Vol. 30, No. 2, November, 2001, pp. 103 – 131.

[16] W. Kuang, J. S. Yuan, R. F. DeMara, D. Ferguson, and M. Hagedorn, "A Delay-insensitive FIR Filter for DSP Applications," in *Proceedings of the Ninth Annual NASA Symposium on VLSI Design*, pp 2.2.1 – 2.2.7, Albuquerque, New Mexico, U.S.A., November 8 – 9, 2000.

[17] S. C. Smith, R. F. DeMara, J. S. Yuan, M. Hagedorn, and D. Ferguson, "Speedup of Delay-Insensitive Digital Systems Using NULL Cycle Reduction," in *Proceedings of the 2001 International Workshop on Logic and Synthesis (IWLS'01)*, pp. 185 – 189, Granlibakken, California, U.S.A., June 12 – 15, 2001. [18] S. C. Smith, R. F. DeMara, J. S. Yuan, M. Hagedorn, and D. Ferguson, "NULL Convention Multiply and Accumulate Unit with Conditional Rounding, Scaling, and Saturation," *Journal of Systems Architecture*, Vol. 47, No. 12, June, 2002, pp. 977 – 998.

[19] S. H. Chung, D. I. Moldovan, and R. F. DeMara, "A Parallel Computational Model for Integrated Speech and Natural Language Understanding," *IEEE Transactions on Computers*, Vol. 42, No. 10, October, 1993, pp. 1171 – 1183.

[20] A. E. Henninger, A. J. Gonzalez, M. Georgiopoulos, and R. F. DeMara, "A Connectionist-Symbolic Approach to Modeling Agents: Neural Networks Grouped by Contexts," in *Proceedings of the Third International and Interdisciplinary Conference on Modeling and Using Context*, pp. 198 – 209, Dundee Scotland, July 26 – 29, 2001.

[21] R. C. Watkins, K. M. Reynolds, R. F. DeMara, M. Georgiopoulos, A. J. Gonzalez, and R. Eaglin, "Tracking dirty proceeds: Exploring data mining technologies as tools to investigate money laundering," *Journal of Policing Practice and Research: An International Journal*, Vol. 4, No. 2, January, 2003, pp. 163–178.

[22] J. Castro, M. Georgiopoulos, J. Secretan, R. F. DeMara, G. Anagnostopoulos, and A. J. Gonzalez, "Parallelization of Fuzzy ARTMAP to Improve its Convergence Speed: The Network Partitioning approach and the Data Partitioning approach," *Nonlinear Analysis: Theory, Methods, and Applications*, Vol. 63, No. 5 – 7, November – December, 2005, pp. 877 – 889.

[23] J. Castro, M. Georgiopoulos, and R. F. DeMara, "Data-Partitioning using the Hilbert Space Filling Curves: Effect on the Speed of Convergence of Fuzzy ARTMAP for Large Database Problems," *Neural Networks*, Vol. 18, No. 7, September, 2005, pp. 967 – 984.

[24] R. S. Oreifej, C. A. Sharma, R. F. DeMara, "Expediting GA-Based Evolution Using Group Testing Techniques for Reconfigurable Hardware," in Proceedings of the IEEE International Conference on Reconfigurable Computing and FPGAs, pp. 106 – 113, San Luis Potosi, Mexico, September 20 – 22, 2006.

[25] R. Al-Haddad, R. Oreifej, R. A. Ashraf, and R. F. DeMara, "Sustainable Modular Adaptive Redundancy Technique Emphasizing Partial Reconfiguration for Reduced Power Consumption," *International Journal of Reconfigurable Computing*, Article ID 430808, June, 2011, pp 1 – 25, 2011. doi:10.1155/2011/430808.

[26] R. F. DeMara and K. Zhang, "Autonomous FPGA Fault Handling through Competitive Runtime Reconfiguration," in *Proceedings of the NASA/DoD Conference on Evolvable Hardware*, pp. 109–116, Washington D.C., U.S.A., June 29 – July 1, 2005.

[27] K. Zhang, R. F. DeMara, C. A. Sharma, "Consensus-based Evaluation for Fault Isolation and On-line Evolutionary Regeneration," in *Proceedings of the International Conference in Evolvable Systems*, pp. 12 – 24, Barcelona, Spain, September 12 – 14, 2005.

[28] R. F. DeMara, K. Zhang, and C. A. Sharma "Autonomic Fault-Handling and Refurbishment Using Throughput-Driven Assessment," *Applied Soft Computing*, Volume 11, Issue 2, March 2011, pp. 1588–1599.

[29] R. S. Oreifej, R. N. Al-Haddad, H. Tan, R. F. DeMara, "Layered Approach To Intrinsic Evolvable Hardware Using Direct Bitstream Manipulation Of Virtex II Pro Device," in *Proceedings of the 17th International Conference On Field Programmable Logic And Applications*, Amsterdam, Netherlands, August 27 – 29, 2007.

[30] R. A. Ashraf and R. F. DeMara, "Scalable FPGA Refurbishment using Netlist-driven Evolutionary Algorithms," *IEEE Transactions on Computers*, vol. 62, no. 8, pp. 1526 – 1541, August 2013. DOI:10.1109/TC.2013.58

[31] V. Hung, A. Gonzalez, and R. F. DeMara, "Towards a Context-Based Dialog Management Layer for Expert Systems," in *Proceedings of the International Conference on Information, Process, and Knowledge Management*, Cancun, Mexico, February 2 – 7, 2009, pp. 60 – 65.

[32] D. S. Carstens, P. McCauley-Bell, L. C. Malone, and R. F. DeMara, "Evaluation of the Human Impact of Password Authentication Practices on Information Security," *Informing Science Journal*, Vol. 7, No. 1, August, 2004, pp. 67 – 85.

[33] R. F. DeMara, R. N. Mercer, and M. Ebel, "Helical Latch for Scalable Boolean Logic Operations," *Nanotechnology*, Vol. 5, No. 3, July, 1994, pp. 137 – 156.

[34] R. F. DeMara and H. Kitano, "PACE Benchmark Set," in *Proceedings of the 1991 International Joint Conference on Artificial Intelligence – Workshop on Parallel Processing for AI*, pp. 517 – 520, Sydney, Australia, August 24 – 25, 1991.

[35] H. Bahr, R. F. DeMara, and M. Georgiopoulos, "Integer-Encoded Massively Parallel Processing of Fast-Learning ARTMAP Networks," in *Proceedings of the 1997 SPIE AeroSense Symposium*, pp. 678–689, Orlando, Florida, U.S.A., April 21–24, 1997.